aboutsummaryrefslogtreecommitdiffstats
path: root/src/cpu/intel/fsp_model_206ax/Kconfig
blob: 3aacaf79f9e46f7f0b563c11481f8348c87dcaf5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
##
## This file is part of the coreboot project.
##
## Copyright (C) 2013 Sage Electronic Engineering, LLC.
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; version 2 of the License.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
##


config CPU_INTEL_FSP_MODEL_206AX
	bool

config CPU_INTEL_FSP_MODEL_306AX
	bool

if CPU_INTEL_FSP_MODEL_206AX || CPU_INTEL_FSP_MODEL_306AX

config CPU_SPECIFIC_OPTIONS
	def_bool y
	select ARCH_BOOTBLOCK_X86_32
	select ARCH_ROMSTAGE_X86_32
	select ARCH_RAMSTAGE_X86_32
	select SMP
	select SSE2
	select UDELAY_LAPIC
	select SMM_TSEG
	select SUPPORT_CPU_UCODE_IN_CBFS if HAVE_FSP_BIN
	select TSC_SYNC_MFENCE

config BOOTBLOCK_CPU_INIT
	string
	default "cpu/intel/fsp_model_206ax/bootblock.c"

config SERIAL_CPU_INIT
	bool
	default n

config SMM_TSEG_SIZE
	hex
	default 0x800000

config ENABLE_VMX
	bool "Enable VMX for virtualization"
	default n

config CPU_MICROCODE_CBFS_LOC
	hex
	depends on SUPPORT_CPU_UCODE_IN_CBFS
	default 0xfff70000

config CPU_MICROCODE_CBFS_LEN
	hex
	depends on SUPPORT_CPU_UCODE_IN_CBFS
	default 0xC000 if CPU_INTEL_FSP_MODEL_306AX
	default 0x2800 if CPU_INTEL_FSP_MODEL_206AX

config MICROCODE_INCLUDE_PATH
	string "Location of the intel microcode patches"
	default "../intel/cpu/ivybridge/microcode" if CPU_INTEL_FSP_MODEL_306AX
	default "../intel/cpu/sandybridge/microcode" if CPU_INTEL_FSP_MODEL_206AX

config FSP_IMAGE_ID_DWORD0
	hex
	default 0x2D325453 if CPU_INTEL_FSP_MODEL_306AX && SOUTHBRIDGE_INTEL_FSP_I89XX
	default 0x2D324343 if CPU_INTEL_FSP_MODEL_306AX && SOUTHBRIDGE_INTEL_FSP_BD82X6X
	  help
	  The FSP Image ID is different for each platform's FSP and can be used to
	  verify that the right FSP binary is loaded.
	  For the ivybridge/89xx FSP, the Image Id will be "ST2-FSP\0",
	  for ivybridge/bd82x6x FSPs, the Image Id will be "CC2-FSP\0",
	  This dword holds the first 4 bytes of the string, as
	  a hex value.

config FSP_IMAGE_ID_DWORD1
	hex
	default 0x00505346
	  help
	  For the ivybridge/I89xx FSP, the Image Id will be "ST2-FSP\0",
	  for ivybridge/bd82x6x FSPs, the Image Id will be "CC2-FSP\0",
	  This dword holds the second 4 bytes of the string, as
	  a hex value.  Since the strings use the same second dword,
	  no additional logic is needed.

endif