aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* mainboard/siemens/mc_tcu3: Add new mainboard.Werner Zeh2015-03-0530-0/+2048
* fsp_baytrail: Add I2C driverWerner Zeh2015-03-053-0/+396
* fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh2015-03-053-9/+21
* mainboard: Do not redefine DRIVERS_PS2_KEYBOARD Kconfig variableAlexandru Gagniuc2015-03-0519-76/+0
* arm64: Set 16 byte alignment and ramstage start addressAaron Durbin2015-03-041-11/+12
* arm64: remove assembly code string functionsAaron Durbin2015-03-044-168/+9
* arm64: use one stage_entry for all stagesAaron Durbin2015-03-048-74/+74
* arm64: ensure vital sections aren't garbage collectedAaron Durbin2015-03-041-5/+5
* coreboot t132: Stack init re-workFurquan Shaikh2015-03-046-39/+112
* rush: PMIC: initial AS3722 PMIC writes for RushTom Warren2015-03-041-10/+6
* t132: kick off core complex after loading MTS microcodeAaron Durbin2015-03-041-1/+47
* coreboot memrange: Two changes for zero size or empty memrangeFurquan Shaikh2015-03-042-1/+12
* t132: load MTS microcodeAaron Durbin2015-03-044-2/+95
* Add stage information to coreboot bannerStefan Reinauer2015-03-043-9/+10
* rush: enable 128MiB MTS carveout below top of DRAMAaron Durbin2015-03-044-11/+11
* t132: Replace fallback with CONFIG_CBFS_PREFIXMarc Jones2015-03-042-2/+4
* t132: Add shared romstageAaron Durbin2015-03-045-11/+10
* coreboot rush: Add dram init codeFurquan Shaikh2015-03-0412-0/+2683
* coreboot rush: Add support for basic romstageFurquan Shaikh2015-03-043-1/+11
* coreboot t132: Enable loading of romstage from CBFS mediaFurquan Shaikh2015-03-044-2/+42
* coreboot t132: Remove init pllx for nowFurquan Shaikh2015-03-042-8/+5
* coreboot t132,rush: Add mainboard specific bootblock_initFurquan Shaikh2015-03-0418-0/+1898
* cpu/amd/model_10xxx: Documentation updateTimothy Pearson2015-03-041-11/+2
* cpu/amd/model_10xxx: Refactor model detection to reduce code duplicationTimothy Pearson2015-03-044-82/+114
* coreboot t132: Add clock.c to all three stages of corebootFurquan Shaikh2015-03-033-53/+6
* northbridge/amd/amdmct: Add revision D to K10 revision mask listTimothy Pearson2015-03-031-0/+1
* coreboot arm64: Correct cache function namesFurquan Shaikh2015-03-022-6/+6
* coreboot arm: Define function for setting cntfrq registerFurquan Shaikh2015-03-028-38/+172
* tegra132: Enable bootblock support in tegra132 including UART supportFurquan Shaikh2015-03-0215-8/+2501
* devicetree: Drop redundant scan_bus() opsKyösti Mälkki2015-03-011-7/+1
* devicetree: Drop dummy root_dev opsKyösti Mälkki2015-03-012-38/+4
* AGESA fam16: Drop HyperTransport scanKyösti Mälkki2015-03-012-52/+0
* cpu/intel: (non-FSP) Remove microcode updates from treeAlexandru Gagniuc2015-02-28154-40700/+0
* cpu/intel (non-FSP): Use microcode from blobs repositoryAlexandru Gagniuc2015-02-2821-193/+27
* x86: Fix pointer arithmetic regressions from MMIO changesKevin Paul Herbert2015-02-274-5/+5
* mainboard/asus/kfsn4-dre: Enable W83793 fan controllerTimothy Pearson2015-02-263-0/+89
* drivers/i2c/w83793: Use devicetree.cb to set additional valuesTimothy Pearson2015-02-262-18/+183
* rush: Correct version field to match t132Aaron Durbin2015-02-252-4/+2
* coreboot arm64: Add library for system accessFurquan Shaikh2015-02-2511-183/+1852
* tegra124: Clean up ARM UART driver buildMarc Jones2015-02-251-4/+4
* arm64: Remove early_console.cMarc Jones2015-02-251-75/+0
* soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER`Paul Menzel2015-02-251-1/+0
* intel/broadwell: free local heap objectPatrick Georgi2015-02-251-0/+1
* amd/sb600: Fix NULL test after use issuePatrick Georgi2015-02-251-2/+2
* Intel ibexpeak: Fix SATA configurationKyösti Mälkki2015-02-241-1/+1
* drivers/intel/i210: Add new driver for Intel i210 MACPHYWerner Zeh2015-02-246-0/+294
* (bakersport|bayleybay)_fsp: Do not force a default loglevelAlexandru Gagniuc2015-02-242-2/+0
* mainboard: Do not redefine CONSOLE_POST Kconfig variableAlexandru Gagniuc2015-02-246-26/+0
* soc/fsp_baytrail: Fix use of microcode-related Kconfig variablesAlexandru Gagniuc2015-02-244-13/+9
* pcengines/apu1: Fix 0:15.x PCIe root portsKyösti Mälkki2015-02-232-3/+3