aboutsummaryrefslogtreecommitdiffstats
path: root/targets
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2009-10-02 00:08:00 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2009-10-02 00:08:00 +0000
commit5bf864e353036535551f97dbeaf2c069ba60d79d (patch)
tree8670e5c3968f83ba2c141459a80afc0f2ebb8f01 /targets
parent149d6754aa2022eb65aa4d9ed28dea153455d36b (diff)
downloadcoreboot-5bf864e353036535551f97dbeaf2c069ba60d79d.tar.gz
coreboot-5bf864e353036535551f97dbeaf2c069ba60d79d.tar.xz
coreboot-5bf864e353036535551f97dbeaf2c069ba60d79d.zip
Drop remainders of the removed Totalimpact board. Fix typos.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4707 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'targets')
-rw-r--r--targets/totalimpact/briq/Config.lb58
1 files changed, 0 insertions, 58 deletions
diff --git a/targets/totalimpact/briq/Config.lb b/targets/totalimpact/briq/Config.lb
deleted file mode 100644
index f371b0f69..000000000
--- a/targets/totalimpact/briq/Config.lb
+++ /dev/null
@@ -1,58 +0,0 @@
-# Config file for the Total Impact briQ
-# This will make a target directory of ./briq
-
-target briq
-
-mainboard totalimpact/briq
-
-## Use stage 1 initialization code
-option CONFIG_USE_INIT=1
-
-## We don't use compressed image
-option CONFIG_COMPRESS=0
-
-## Turn off POST codes
-option CONFIG_NO_POST=1
-
-## Enable serial console
-option CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
-option CONFIG_CONSOLE_SERIAL8250=1
-
-## Boot linux from IDE
-option CONFIG_IDE_PAYLOAD=1
-option CONFIG_IDE_BOOT_DRIVE=0
-option CONFIG_IDE_SWAB=1
-option CONFIG_IDE_OFFSET=0
-
-# ROM is 1Mb
-option CONFIG_ROM_SIZE=1024*1024
-
-# Set stack and heap sizes (stage 2)
-option CONFIG_STACK_SIZE=0x10000
-option CONFIG_HEAP_SIZE=0x10000
-
-# Sandpoint Demo Board
-romimage "fallback"
- ## Base of ROM
- option CONFIG_ROMBASE=0xfff00000
-
- ## Sandpoint reset vector
- option CONFIG_RESET=CONFIG_ROMBASE+0x100
-
- ## Exception vectors (other than reset vector)
- option CONFIG_EXCEPTION_VECTORS=CONFIG_RESET+0x100
-
- ## Start of coreboot in the boot rom
- ## = CONFIG_RESET + exeception vector table size
- option CONFIG_ROMSTART=CONFIG_RESET+0x3100
-
- ## Coreboot C code runs at this location in RAM
- option CONFIG_RAMBASE=0x00100000
- option CONFIG_RAMSTART=0x00100000
-
- option CONFIG_BRIQ_750FX=1
- #option CONFIG_BRIQ_7400=1
-
-end
-
-buildrom ./coreboot.rom CONFIG_ROM_SIZE "fallback"