aboutsummaryrefslogtreecommitdiffstats
path: root/src/northbridge/intel/gm45
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@se-eng.com>2014-07-31 16:50:18 -0600
committerMartin Roth <gaumless@gmail.com>2014-08-11 20:52:12 +0200
commit8845759a024e7c2fb2c16cec5338e388574f0c70 (patch)
tree001983eedc0460c58f3d2b0b2d81112f7b5dade1 /src/northbridge/intel/gm45
parent3ab015cddd49475df4509c99564236f828af7027 (diff)
downloadcoreboot-8845759a024e7c2fb2c16cec5338e388574f0c70.tar.gz
coreboot-8845759a024e7c2fb2c16cec5338e388574f0c70.tar.xz
coreboot-8845759a024e7c2fb2c16cec5338e388574f0c70.zip
vendorcode/intel/fsp/baytrail/absf: add Minnow Max absf files
The absf files contain the modifications to the default settings in the FSP. They are used as input files for Intel's 'Binary Configuration Tool' (BCT) along with the FSP.bin file to generate customized FSP binaries. The Minnow Max absf files set up the values for the soldered down memory. This requirement will go away with the release of the next Bay Trail FSP, and the memory settings will be configurable at runtime. Change-Id: Id72545d78a7e82d9a5090710a9c7a8a9b1e81208 Signed-off-by: Martin Roth <martin.roth@se-eng.com> Reviewed-on: http://review.coreboot.org/6432 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com>
Diffstat (limited to 'src/northbridge/intel/gm45')
0 files changed, 0 insertions, 0 deletions