aboutsummaryrefslogtreecommitdiffstats
path: root/src/ec/google/chromeec/Kconfig
diff options
context:
space:
mode:
authorShawn Nematbakhsh <shawnn@chromium.org>2015-03-24 11:07:51 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-04-22 08:49:35 +0200
commit37b7a666a2c010319d3400380880d28fc53bfed5 (patch)
treeed646de58ef8240745bf69ba4e23275dbea8df8c /src/ec/google/chromeec/Kconfig
parent235f92203bdcac093c77b24f4c5489a9e48a2e48 (diff)
downloadcoreboot-37b7a666a2c010319d3400380880d28fc53bfed5.tar.gz
coreboot-37b7a666a2c010319d3400380880d28fc53bfed5.tar.xz
coreboot-37b7a666a2c010319d3400380880d28fc53bfed5.zip
chromeec: Support accessing memmap data over port 62/66
Some platforms cannot access the 900h-9ffh region over the LPC bus, so it's necessary to access memmap data over the ACPI cmd / data ports. BUG=chrome-os-partner:38224 TEST=Manual on Samus. Define EC_GOOGLE_CHROMEEC_ACPI_MEMMAP. Verify system boots cleanly and battery status is updated immediately on plug / unplug. BRANCH=None Change-Id: Ifbed938668d3770750a44105e40fccb9babf62ed Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 14762261a6a32b2e96ee835e852b2c9537436ae3 Original-Signed-off-by: Shawn Nematbakhsh <shawnn@chromium.org> Original-Change-Id: Idb516ff60b973d8833a41c45eac5765dafb8ec6d Original-Reviewed-on: https://chromium-review.googlesource.com/262314 Original-Reviewed-by: Randall Spangler <rspangler@chromium.org> Reviewed-on: http://review.coreboot.org/9886 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/ec/google/chromeec/Kconfig')
-rw-r--r--src/ec/google/chromeec/Kconfig10
1 files changed, 9 insertions, 1 deletions
diff --git a/src/ec/google/chromeec/Kconfig b/src/ec/google/chromeec/Kconfig
index 32a42133f..48a92d979 100644
--- a/src/ec/google/chromeec/Kconfig
+++ b/src/ec/google/chromeec/Kconfig
@@ -3,6 +3,14 @@ config EC_GOOGLE_CHROMEEC
help
Google's Chrome EC
+config EC_GOOGLE_CHROMEEC_ACPI_MEMMAP
+ depends on EC_GOOGLE_CHROMEEC_LPC
+ def_bool n
+ help
+ When defined, ACPI accesses EC memmap data on ports 66h/62h. When
+ not defined, the memmap data is instead accessed on 900h-9ffh via
+ the LPC bus.
+
config EC_GOOGLE_CHROMEEC_I2C
depends on EC_GOOGLE_CHROMEEC
bool
@@ -27,7 +35,7 @@ config EC_GOOGLE_CHROMEEC_I2C_PROTO3
Use only proto3 for i2c EC communication.
config EC_GOOGLE_CHROMEEC_LPC
- depends on EC_GOOGLE_CHROMEEC && ARCH_X86 # Needs Plug-and-play.
+ depends on EC_GOOGLE_CHROMEEC && ARCH_X86 # Needs Plug-and-play.
def_bool y
select SERIRQ_CONTINUOUS_MODE
help