aboutsummaryrefslogtreecommitdiffstats
path: root/src/arch/riscv
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2015-03-17 14:12:30 -0500
committerAaron Durbin <adurbin@google.com>2015-03-20 19:26:04 +0100
commit6bb6a1a79c2ee1bd14b10e7c1fdbca98516d0ef9 (patch)
tree5321f6e23fdae883d39fd45dcf570ed35b885dc5 /src/arch/riscv
parent04654a2eff08f8956734e65946bdbaad87f51d56 (diff)
downloadcoreboot-6bb6a1a79c2ee1bd14b10e7c1fdbca98516d0ef9.tar.gz
coreboot-6bb6a1a79c2ee1bd14b10e7c1fdbca98516d0ef9.tar.xz
coreboot-6bb6a1a79c2ee1bd14b10e7c1fdbca98516d0ef9.zip
qemu-riscv: add preram_cbmem_console
Miraculously a console is being compiled in for romstage. However, as no calls were potentially printing to the preram console this was being ignored. Instead provide the symbol required so as not to fail the build. Change-Id: Id8f0b6e6d15b41fa7fe1b63bf2d91f15baa0edda Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: http://review.coreboot.org/8712 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/arch/riscv')
-rw-r--r--src/arch/riscv/romstage.ld2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/arch/riscv/romstage.ld b/src/arch/riscv/romstage.ld
index a58aee3d0..4cb00501b 100644
--- a/src/arch/riscv/romstage.ld
+++ b/src/arch/riscv/romstage.ld
@@ -76,7 +76,7 @@ SECTIONS
_end = .;
- /*preram_cbmem_console = CONFIG_CONSOLE_PRERAM_BUFFER_BASE;*/
+ preram_cbmem_console = CONFIG_CONSOLE_PRERAM_BUFFER_BASE;
/* Discard the sections we don't need/want */
/DISCARD/ : {