aboutsummaryrefslogtreecommitdiffstats
path: root/Makefile
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2013-11-14 11:06:17 -0600
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-05-07 12:05:58 +0200
commit99d8818af332f4db8ded058c7e5e59e2f56f7bc9 (patch)
tree48c35e247568bc199c30d9d230e341affe49c9a3 /Makefile
parent281abfb2dbf138bd732404f4412d8c6bee611bee (diff)
downloadcoreboot-99d8818af332f4db8ded058c7e5e59e2f56f7bc9.tar.gz
coreboot-99d8818af332f4db8ded058c7e5e59e2f56f7bc9.tar.xz
coreboot-99d8818af332f4db8ded058c7e5e59e2f56f7bc9.zip
baytrail: don't allow PCIE wake ups
The PCIe subsystem was constantly waking up boards from S3 and S5. Completely disable PCIe wake ups. It can be made mainboard-configurable later if needed. BUG=chrome-os-partner:24004 BRANCH=None TEST=Both S3 and EC RW->RW update (trip through S5) don't cause wakeups. Change-Id: I922e2947c4b6e29277d913f06192601a2954f8fe Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/176791 Reviewed-by: Shawn Nematbakhsh <shawnn@chromium.org> Reviewed-on: http://review.coreboot.org/4972 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'Makefile')
0 files changed, 0 insertions, 0 deletions