summaryrefslogtreecommitdiffstats
path: root/mega/bytefifo.v
diff options
context:
space:
mode:
authorH. Peter Anvin <hpa@zytor.com>2010-10-20 04:19:22 -0700
committerH. Peter Anvin <hpa@zytor.com>2010-10-20 05:52:25 -0700
commitbfeb24f4336341a7af9301d841421df150598e7b (patch)
treebd16354a70860cc8cb6275ae30f32b6e36eb6460 /mega/bytefifo.v
parent67d21151e94089870aa4739a93ead71736365127 (diff)
downloadabc8000-bfeb24f4336341a7af9301d841421df150598e7b.tar.gz
abc8000-bfeb24f4336341a7af9301d841421df150598e7b.tar.xz
abc8000-bfeb24f4336341a7af9301d841421df150598e7b.zip
Add serial device; project now at least compiles
Add a serial device, and at least make it plausible for the project to compile. If we have insane luck we might have a working ROM, CPU and serial port.
Diffstat (limited to 'mega/bytefifo.v')
-rw-r--r--mega/bytefifo.v176
1 files changed, 176 insertions, 0 deletions
diff --git a/mega/bytefifo.v b/mega/bytefifo.v
new file mode 100644
index 0000000..7d9767b
--- /dev/null
+++ b/mega/bytefifo.v
@@ -0,0 +1,176 @@
+// megafunction wizard: %FIFO%
+// GENERATION: STANDARD
+// VERSION: WM1.0
+// MODULE: scfifo
+
+// ============================================================
+// File Name: bytefifo.v
+// Megafunction Name(s):
+// scfifo
+//
+// Simulation Library Files(s):
+//
+// ============================================================
+// ************************************************************
+// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
+//
+// 10.0 Build 262 08/18/2010 SP 1 SJ Web Edition
+// ************************************************************
+
+
+//Copyright (C) 1991-2010 Altera Corporation
+//Your use of Altera Corporation's design tools, logic functions
+//and other software and tools, and its AMPP partner logic
+//functions, and any output files from any of the foregoing
+//(including device programming or simulation files), and any
+//associated documentation or information are expressly subject
+//to the terms and conditions of the Altera Program License
+//Subscription Agreement, Altera MegaCore Function License
+//Agreement, or other applicable license agreement, including,
+//without limitation, that your use is for the sole purpose of
+//programming logic devices manufactured by Altera and sold by
+//Altera or its authorized distributors. Please refer to the
+//applicable agreement for further details.
+
+
+// synopsys translate_off
+`timescale 1 ps / 1 ps
+// synopsys translate_on
+module bytefifo (
+ clock,
+ data,
+ rdreq,
+ sclr,
+ wrreq,
+ almost_full,
+ empty,
+ full,
+ q,
+ usedw);
+
+ input clock;
+ input [7:0] data;
+ input rdreq;
+ input sclr;
+ input wrreq;
+ output almost_full;
+ output empty;
+ output full;
+ output [7:0] q;
+ output [8:0] usedw;
+
+ wire [8:0] sub_wire0;
+ wire sub_wire1;
+ wire sub_wire2;
+ wire [7:0] sub_wire3;
+ wire sub_wire4;
+ wire [8:0] usedw = sub_wire0[8:0];
+ wire empty = sub_wire1;
+ wire full = sub_wire2;
+ wire [7:0] q = sub_wire3[7:0];
+ wire almost_full = sub_wire4;
+
+ scfifo scfifo_component (
+ .clock (clock),
+ .sclr (sclr),
+ .wrreq (wrreq),
+ .data (data),
+ .rdreq (rdreq),
+ .usedw (sub_wire0),
+ .empty (sub_wire1),
+ .full (sub_wire2),
+ .q (sub_wire3),
+ .almost_full (sub_wire4),
+ .aclr (),
+ .almost_empty ());
+ defparam
+ scfifo_component.add_ram_output_register = "OFF",
+ scfifo_component.almost_full_value = 480,
+ scfifo_component.intended_device_family = "Cyclone II",
+ scfifo_component.lpm_numwords = 512,
+ scfifo_component.lpm_showahead = "OFF",
+ scfifo_component.lpm_type = "scfifo",
+ scfifo_component.lpm_width = 8,
+ scfifo_component.lpm_widthu = 9,
+ scfifo_component.overflow_checking = "ON",
+ scfifo_component.underflow_checking = "ON",
+ scfifo_component.use_eab = "ON";
+
+
+endmodule
+
+// ============================================================
+// CNX file retrieval info
+// ============================================================
+// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
+// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
+// Retrieval info: PRIVATE: AlmostFull NUMERIC "1"
+// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "480"
+// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "1"
+// Retrieval info: PRIVATE: Clock NUMERIC "0"
+// Retrieval info: PRIVATE: Depth NUMERIC "512"
+// Retrieval info: PRIVATE: Empty NUMERIC "1"
+// Retrieval info: PRIVATE: Full NUMERIC "1"
+// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
+// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
+// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"
+// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
+// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
+// Retrieval info: PRIVATE: Optimize NUMERIC "2"
+// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
+// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
+// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
+// Retrieval info: PRIVATE: UsedW NUMERIC "1"
+// Retrieval info: PRIVATE: Width NUMERIC "8"
+// Retrieval info: PRIVATE: dc_aclr NUMERIC "0"
+// Retrieval info: PRIVATE: diff_widths NUMERIC "0"
+// Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
+// Retrieval info: PRIVATE: output_width NUMERIC "8"
+// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
+// Retrieval info: PRIVATE: rsFull NUMERIC "0"
+// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
+// Retrieval info: PRIVATE: sc_aclr NUMERIC "0"
+// Retrieval info: PRIVATE: sc_sclr NUMERIC "1"
+// Retrieval info: PRIVATE: wsEmpty NUMERIC "0"
+// Retrieval info: PRIVATE: wsFull NUMERIC "1"
+// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
+// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
+// Retrieval info: CONSTANT: ADD_RAM_OUTPUT_REGISTER STRING "OFF"
+// Retrieval info: CONSTANT: ALMOST_FULL_VALUE NUMERIC "480"
+// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone II"
+// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "512"
+// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF"
+// Retrieval info: CONSTANT: LPM_TYPE STRING "scfifo"
+// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
+// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "9"
+// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
+// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
+// Retrieval info: CONSTANT: USE_EAB STRING "ON"
+// Retrieval info: USED_PORT: almost_full 0 0 0 0 OUTPUT NODEFVAL "almost_full"
+// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
+// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
+// Retrieval info: USED_PORT: empty 0 0 0 0 OUTPUT NODEFVAL "empty"
+// Retrieval info: USED_PORT: full 0 0 0 0 OUTPUT NODEFVAL "full"
+// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
+// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
+// Retrieval info: USED_PORT: sclr 0 0 0 0 INPUT NODEFVAL "sclr"
+// Retrieval info: USED_PORT: usedw 0 0 9 0 OUTPUT NODEFVAL "usedw[8..0]"
+// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
+// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
+// Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0
+// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
+// Retrieval info: CONNECT: @sclr 0 0 0 0 sclr 0 0 0 0
+// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
+// Retrieval info: CONNECT: almost_full 0 0 0 0 @almost_full 0 0 0 0
+// Retrieval info: CONNECT: empty 0 0 0 0 @empty 0 0 0 0
+// Retrieval info: CONNECT: full 0 0 0 0 @full 0 0 0 0
+// Retrieval info: CONNECT: q 0 0 8 0 @q 0 0 8 0
+// Retrieval info: CONNECT: usedw 0 0 9 0 @usedw 0 0 9 0
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo.v TRUE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo.inc FALSE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo.cmp FALSE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo.bsf TRUE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo_inst.v TRUE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo_bb.v TRUE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo_waveforms.html TRUE
+// Retrieval info: GEN_FILE: TYPE_NORMAL bytefifo_wave*.jpg FALSE