aboutsummaryrefslogtreecommitdiffstats
path: root/abc80.sdc
blob: 87dcc8c4657d4813bb7d1555d8675b1da15a6a16 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
# -*- fundamental -*-

# Clock constraints

create_clock -name "clock_50" -period 20ns [get_ports {clock_50}]
create_clock -name "clock_24[0]" -period 41.667ns [get_ports {clock_24[0]}]
create_clock -name "clock_24[1]" -period 41.667ns [get_ports {clock_24[1]}]
create_clock -name "clock_27[0]" -period 37.037ns [get_ports {clock_27[0]}]
create_clock -name "clock_27[1]" -period 37.037ns [get_ports {clock_27[1]}]

# Automatically constrain PLL and other generated clocks
derive_pll_clocks

# Indicate that the clocks are independent
set_clock_groups -asynchronous \
	-group {clock_50 pll1|*} \
	-group {clock_24[*] pll2|*} \
	-group {clock_27[*]}

# Automatically calculate clock uncertainty to jitter and other effects.
# Not supported for family Cyclone II
#derive_clock_uncertainty

# Not supported in Quartus II 13.0
#report_metastability

# tsu/th constraints

# tco constraints

# tpd constraints