summaryrefslogtreecommitdiffstats
BranchCommit messageAuthorAge
masterGroan. Passing arrays through ports is SystemVerilog :(H. Peter Anvin9 years
originDE1: add SD card pinsH. Peter Anvin9 years
 
TagDownloadAuthorAge
pinlist-2pinlist-2.zip  pinlist-2.tar.gz  pinlist-2.tar.bz2  pinlist-2.tar.xz  H. Peter Anvin
pinlist-3pinlist-3.zip  pinlist-3.tar.gz  pinlist-3.tar.bz2  pinlist-3.tar.xz  H. Peter Anvin
 
AgeCommit messageAuthorFilesLines
2008-12-20Groan. Passing arrays through ports is SystemVerilog :(HEADmasterH. Peter Anvin1-100/+100
2008-12-20DE1: add SD card pinsoriginH. Peter Anvin1-1/+4
2008-12-20DE1: the keys are inverse logic, give them _n suffixesH. Peter Anvin1-4/+4
2008-12-20Use array notation whereever appropriateH. Peter Anvin1-78/+78
2008-12-20Add pin assignments for Terasic DE1H. Peter Anvin2-2/+285
2004-09-23Add support for outputting .qsf (Quartus II 4.x) as well as .csfpinlist-3H. Peter Anvin2-2/+18
2004-09-21Make the infrastructure generic for multiple pin setspinlist-2H. Peter Anvin3-2/+19
2004-09-21Add cf_power pin (M13)H. Peter Anvin1-0/+1
2003-07-10Add reset_nH. Peter Anvin1-1/+2
2003-07-10Pinout of Altera+Lancelot boardH. Peter Anvin3-0/+313
 
Clone
git://git.zytor.com/fpga/pinlist/pinlist.git
http://git.zytor.com/fpga/pinlist/pinlist.git